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1.0 SUMMARY O F  EFFORT DURING THE SECOND QUARTER 
This repor t  summar izes  the progress  during the second quar te r  
in  the study and design of optimum power t ransfer  c i rcui ts  which a r e  
capable of coupling a spacecraf t  solar a r r a y  to a battery. 
quar te r ,  design and testing of the 50 watt regulator was  begun. 
During this 
Design and construction was performed on a functional c i rcui t  
block level in order  to facilitate optimization of each individual c i rcui t  
function. 
performed and closed loop operation was  achieved. 
A prel iminary integration of the individual c i rcui t  blocks was 
Since the need for solar panel simulation i s  a necessity in the 
checkout of both cases  of optimum charge regulators,  a portion of the 
l a s t  q u a r t e r ' s  effort was spent in  designing and fabricating a simulator.  
This simulator gives a variety of output charac te r i s t ics  for both the 50 
watt and 250 watt cases .  This flexibility is necessary  so  that all  regu-  
latzlr dzsigzs  c211 b e  tested iinder all conditions of input power. Along 
with the solar  panel simulator,  a battery simulator was  a l s o  designed 
and constructed. 
ent i re  design range of 12 volts to 45 volts and can handle over 250 watts 
of input power. 
This unit provides a constant voltage load over the 
Three types of bat ter ies  were purchased and evaluation of these 
types will be made during the third quarter .  
s i lver  cadmium, silver zinc, and nickel cadmium. 
The types procured were  
Except for the design of the 250 watt regulator,  a l l  of the goals 
a s  outlined for this  quar te r ,  in the f i r s t  quarter ly  repor t ,  were  attained. 
The design was not undertaken during this period because it was fel t  
that  m o r e  information about the general c i rcui t  operation should be 
obtained before any further design was accomplished. 
1-1 
2 .0  PROJECTION O F  WORK TO BE ACCOMPLISHED 
During the next two quar t e r s ,  design and testing of the 50 watt 
regulator will  be completed. 
this  unit, design, construction and testing of a 2 phase 250 watt OCR 
wil l  be performed.  
the integration of the breadboards with the bat ter ies .  
Based on the information gained f r o m  
This  phase of the p r o g r a m  wil l  be completed with 
2.1 PROPOSED SCHEDULE 
The following is a schedule f o r  the c i rcui t  design for  the third 
qua r t e r  of the program. 
a. 
b. P e r f o r m  the c i rcu i t  design for  250 watt, Z+ regulator  
Complete the c i rcu i t  design for  50 watt regulator (Case I). 
(Case 11). 
c .  Complete all breadboard testing. 
d. Perform- hreadboard environmental t es t s .  
e. Evaluate ba t t e r i e s  for both Case  I and Case  11. 
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I .  
Solar  Panel  Charac te r i s t ics  
Open Circui t  R 2 t e d  
Voltage a t  3OoC Power 
21-30  V 35- 50W 
3.1 50 WATT OPTIMUM CHARGE REGULATOR 
Battery Charac te r i s t ics  
Voltage Probable 
m -I Range L Y P J "  
1 2 - r n  Silver 
2 0  Cadmium o r  
Silver Zinc 
3 .0  TECHNICAL DISCUSSION 
Table I. Summary of e lec t r ica l  charac te r i s t ics .  
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A 
BISTABLE CURRENT 
FACTOR HOLDING SENSE 
MODULATOR INTEGRATOR COMPARATOR AMPLIFIER 
Figure 3-  1. Optimum charge regular  block diagram. 
3. 1. 1 Switching Circuit 
F r o m  an  efficiency standpoint, the switching circui t  is the most  
This is  evident f rom the fact important  functional block in the unit. 
that  this  c i rcui t  is  direct ly  responsiDie 1vr L ~ L C  L l a i l a l L L  
panel energy to  the battery. 
-..L- 
Figure 3-2  i s  a generalized schematic d iagram of the type of 
switching circui t  which i s  being explored. 
quar te r ly  report ,  the basic energy t ransfer  i s  accomplished by Q1 and 
L2. 
ing r a m p  a s  shown by the photograph of Figure 3 - 3 .  
along with cu r ren t  I 
each other. 
to  discharge into the battery through CR1. This cur ren t ,  I is a line- 
a r l y  decreasing ramp. 
As described in the f i r s t  
During the "on1' t ime of Q1, the cur ren t  I i s  a l inearly increas-  1 
This cu r ren t  
i s  shown in their relationships to V 2 CE 
1 L 
(Ql)  and 
turns  "off", the energy s tored in L, is allowed When Q 
2' 
3. 1. 1. 1 
duty factor modulator (DFM) input, Q5 i s  turned "on" . 
Circuit  Operation. When a positive voltage i s  present  a t  the 
This turns  
3 - 2  
c 
Figure 3-2 .  Generalized 50 watt switching circuit. 
"riff" 0,: and turns  "on" Q,, Q, and finally Q,. 
to - 5  volts, Q 
back bias Qi. 
puting the lo s ses  incurred by each component. 
volt, I sp  = 2 amperes ,  and I npak = 12 amperes  ( see  Figure 3-%) then 
When this i n p d  drops 
is  turned "off", thereby allowing U4 t o  tu rn  ! ' U I I ' '  and 5 
The conversion efficiency of this c i rcui t  can be found f rom com- 
Assuming Vsp = 25  
1 
.I 
1 J ? - - - -  
2 X I s  
= . 3 3  - - D l  I1 peaPk 
where D1 i s  the duty cycle of Q,. 
3 -  3 
I 
(c)  I2 - 4A/cm 
Horizontal: 2 0  psec /cm 
3 - 3 .  Switching circui t  waveforms, 
Table 11 l i s t s  each dissipation a r e a ,  the equation defining each 
loss ,  and typical wattage losses .  
In general ,  the dissipation i n  a r e s i s to r  R due to a r a m p  of cu r -  
ren t  i s  given by the relationship: 
RI D D T  
Power = R[+ [ (K)2 dt] = 
b 0 
where  
T = period of oscillation 
D = duty cycle of cu r ren t  ramp 
I = peak of cur ren t  rai7iP 
The total dissipation a s  shown in Table I1 represents  that  of the 
P 
switching c i rcu i t  losses .  
other c i rcui ts  brings the total to about 7. 5 watts. 
total  c i rcui t  efficiency of 85  percent. 
Adding the lo s ses  contributed by a l l  of the 
This represents  a 
This is  l e s s  than the des i red  
3 - 4  
, 
Dissipation Area  
Ql  
(a) Saturation 
(b) Switching 
L1 
L2 
CP-1 
S 
R 
Base  Drive for  
Q1 
(a) Turn  "on" 
dr ive 
(b) Turn  "off" 
dr ive 
Defining Equation 
(R = R sat, D = D ) 1 Equation 1 
I1 peak 
V p e a k  x t x- I 
2 2 1 y  
I 2 x R  
SP Ll 
Equation 1 
(R = R pr imary  + R secondary, 
D = D  + D )  
1 2 
( R =  R , D  = D )  f 2 Equation 1 
(R = Rsy D = D ) 2 Equation 1 
I1 peak 
1 x D  5v 10 
5 V x I  x t  r' 
3 2 7  
TOTAL 
Typical 
Loss  
0. 8 watt 
1. 0 watt 
0. 2 watt 
0. 2 watt 
0. 8 watt 
0. 8 watt 
0. 2 watt 
2. 0 watts 
0 . 2  wait 
6 . 2  watts 
- t . r r n  .I 1uoter A. - L U L r A  c?ff t ime of Q; L1 
t2 = t u rn  off time of Q2 
Table 11. 50 W a t t  switching c i rcu i t  conversion losses .  
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efficiency of 90 percent and further investigation will be made into the 
a r e a s  where it is felt improvement i s  possible. 
3.  1. 2 Duty Factor  Modulator 
As i t s  name implies,  this circuit generates  a square wave whose 
duty cycle is  a function of the crossover  point between inputs V 
V2 ( see  Figure 3 - 4 ) .  V i s  a 10 kc tr iangular wave. This input is 
generated f r o m  a square wave which is integrated by Q1 and Q2 and 
their  associated circuitry.  
hunting frequency. 
and 1 
1 
V is also a triangular wave but a t  the 2 
If V 
resu l t  i f  V2 = 0. 
100 percent duty cycle will result .  
has  ze ro  average value, then a 50 percent duty cycle will 1 
Similarly, i f  V = f V (peak), then a 0 percent o r  
Therefore ,  it can be seen that V2 
2 1 
+ I O v  0 1 
Figure 3-4. Duty factor modulator. 
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p-p must  be ve ry  much l e s s  than V 1  p-p in order  to keep the duty cycle 
variation to a minimum. 
the hunting lo s ses  a r e  directly proportional to the peak duty factor 
variations.  
This i s  necessary since the hunting zone and 
3 .  1. 3 Bistable and Integrator 
This c i rcu i t  converts the pulses which a r e  generated by the peak 
holding comparator  to a square wave that i s  integrated to obtain a t r i -  
angular wave. 
modulator. 
being considered to per form this function. 
This output tr iangle is  used to control the duty factor 
Figure 3-5 i s  a schematic diagram of a c i rcui t  which i s  
+'ovl 
Figure 3-5. Bistable and integrator. 
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Trans is tor  Q inverts  the incoming positive pulses which a r e  1 
then used to t r igger  the bistable formed by Q, and Q3. 
square wave is then integrated by the circui t  associated with Q 
The resultant 
4 and 
Q5' 
Some of the waveforms associated with this c i rcui t  a r e  seen in 
Figure 3-6. 
3. 1.4 Peak Holding Comparator 
This c i rcui t  compares  the maximumvalue  of its input, Vin, to  
the instantaneous value of Vin. When the instantaneous value falls  a 
p rese t  amount below the maximum value, a pulse i s  generated which is 
then used to control the bistable. 
Figure 3 - 7  i s  a schematic diagram of a c i rcu i t  under considera- 
As Vin inc reases ,  the voltage (V,) a c r o s s  C tion. 
s a x e  rate a s  Vi .  
decrease ,  V 
increases  a t  the 1 
When Vin begins decreasing, thereby causing V1 to  
remains  constant at the peakvalue of Vin because of the 2 
(a )  Input - 5v/cm 
(b) V I  - 5v/cm 
(c)  v() - 50pv/cm 
Horizontal: 1 m s e c / c m  
Figure  3-6. Bistable and integrator waveforms. 
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0 +IOv 
R I  R 5  R9 
R 3  
I 1  
R7 
I 41 I 
"IN 
FROM 
CURRENT 
SENSE 
AMPLIFIER 
0 - IOV 
Figure 3-7. Peak holding comparator.  
charge  s tored on C1. 
fied by Qz and Q3, and V3 is produced. 
which permi ts  Vo to  go f r o m  -5V to  t5V. Current  is  a l so  fed back 
through R10 and C2 to  cause Q5 and Q6 to  regenerate  "on" until the 
t ime when C2 charges up. At this t ime, Vo drops back to - 5  voits and 
the cycle begins anew. 
This difference voltage (V1 - Vz) is  then ampli-  
i s  turned on When V3 G 0, Q 6 
Figure 3-8 shows some typical wave fo rms  which a r e  generated 
by this  circuit .  
that  s imuiaies  tlie avzrage r l i r r e n t  variations. 
The input (Figure 3-8 ( a ) )  is  a 500 cps tr iangular wave 
3. 1. 5 Curren t  Sense Amplifier 
The cur ren t  sense amplifier, a s  shown in Figure 3-9, amplifies 
the average  cu r ren t  variations to  a level, which i s  useful to  the peak 
3-9 
Horizontal - 0. 5 m s e c / c m  
Figure 3-8 .  Peak holding comparator  waveforms. 
holding comparator.  
variations in the cu r ren t  waveform. 
It a l so  ac ts  as  a filter to eliminate the 10 kc 
3.2 SOLAR PANEL SIMULATOR 
Figure 3-10 is a block diagram of the solar  panel simulator.  
Basically it consis ts  wf a h e a r  regulator whose output voltage is a 
function of the cu r ren t  being drawn. 
varying the regulator 's  reference voltage a s  a function of output 
c u r  rent. 
This control is  accomplished by 
An SCR switching preregulator provides the input voltage to  the 
l inear  regulator. 
volts above the output voltage. 
l imited in this manner.  
This circuit  maintains the iiriear reglJlator input +10 
Dissipation in the main pass  stages is 
A dc/dc converter  provides the bias voltages for the operation of 
the various c i rcu i t s  in this unit. 
fo r  operation of the battery simulator. 
A t 6 0  volt DC source i s  a l so  provided 
3 -  10 
+Iov- 
"0 
TO PEAK HOLDING 
COMPARATOR 
- 
Figure 3-9. Current sense amplifier. 
The so lar  panel simulator is capable of supplying 10 amperes at 
60 volts dc continuously. 
adjustable f r o m  0 to 10 amperes .  
It has  built-in cur ren t  limiting, which is 
The output charac te r i s t ics  a r e  capable of adjustment through a 
wide range. 
voltage i s  continuously adjustable f rom 0 to 60 volts. 
shows some typical output character is t ics  and their  variation due to 
simulated tempera ture  changes. 
F o r  simulated temperature  variations the open c i rcu i t  
Figure 3-11 ( a )  
The var ia t inns dl-le to  simulated illumination changes range f r o m  
Fig-  a few hundred mil l iamperes  short  c i rcui t  cur ren t  to 10 amperes .  
u r e  3-11 (b) shows some typical output charac te r i s t ics  and the var ia -  
t ions due to  illumination. 
Degradation controls a r e  also provided in order  to allow com- 
plete f reedom to shape the simulator character is t ics .  Figure 3 -  11 ( c )  
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SENSING 
v 
Figure 3- 10. Solar panel simulator block diagram. 
SCR “0+Iov . LINEAR + CURRENT 
REGULATOR SENSING . SWITCHING 
PREREGULATOR 
shows some of the charac te r i s t ics  available with the manipulation of 
these controls. 
A photograph of the breadboard model of this unit is shown in 
F igure  3-12. 
~ vo 
3.3 BATTERY SIMULATOR 
4 A 
115v 
400 cps REFERENCE + 
34 
- 
The battery simulator simply consists of a shunt regulator whose 
It has  two operating 
The f i r s t  is the 12 to 2 5  volts range and it i s  capable of diss i -  
regulation voltage is var iable  f rom 12 to 45 volts. 
modes. 
pating 125 watts in this mode. 
In th i s  mode it can dissipate 250 watts. 
The second is the 25 to 45 volts range. 
Figure 3-13 shows a picture of this unit. 
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